From: Steffen Trumtrar <s.trumtrar@pengutronix.de>
To: Sascha Hauer <s.hauer@pengutronix.de>
Cc: barebox@lists.infradead.org
Subject: Re: [PATCH v2 0/8] Socfpga: QSPI support
Date: Fri, 29 May 2015 09:49:43 +0200 [thread overview]
Message-ID: <20150529074943.GC12390@pengutronix.de> (raw)
In-Reply-To: <20150529072524.GD6325@pengutronix.de>
On Fri, May 29, 2015 at 09:25:24AM +0200, Sascha Hauer wrote:
> On Thu, May 28, 2015 at 05:55:59PM +0200, Steffen Trumtrar wrote:
> > Hi!
> >
> > This series adds support for reading,writing and booting from Quad SPI
> > flash chips on the SoCFPFGA platform.
> >
> > The driver is based on a patch for linux, which is still in development.
> > As this driver uses the spi-nor framework, this is imported into barebox, too.
> > To deduplicate the code base, the m25p80 is also converted to use the spi-nor
> > framework.
> >
> > With the QSPI driver in place, support for booting from it is also added.
> > As the preloader barebox doesn't have a devicetree to go from, the driver doesn't
> > touch the registers that have already been set up successfully by the Boot ROM code.
> > If there ever is any other user of the Cadence QSPI core, that does not have a
> > devicetree to probe from, platform code might have to be added for this initialization.
> > As there isn't at the moment, I chose to not bother with this.
> >
> > The cadence-qspi was tested on the Socrates, Sockit and Socdk.
> > The m25p80 was tested as "m25p80" on a Phycore AM335x SOM.
>
> Applied, thanks.
>
> Please look out for trailing blank lines next time. There are some of
> them in the dts changes I manually fixed up this time.
>
Oh, sorry. I didn't catch them...
Thanks,
Steffen
--
Pengutronix e.K. | |
Industrial Linux Solutions | http://www.pengutronix.de/ |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox
prev parent reply other threads:[~2015-05-29 7:50 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-28 15:55 Steffen Trumtrar
2015-05-28 15:56 ` [PATCH v2 1/8] mtd: spi-nor: add SPI-NOR framework Steffen Trumtrar
2015-05-28 15:56 ` [PATCH v2 2/8] mtd: spi-nor: add cadence quadspi driver Steffen Trumtrar
2015-05-28 15:56 ` [PATCH v2 3/8] ARM: dts: socfpga: add qspi node Steffen Trumtrar
2015-05-28 15:56 ` [PATCH v2 4/8] ARM: socfpga: socdk add qspi flash Steffen Trumtrar
2015-05-28 15:56 ` [PATCH v2 5/8] ARM: socfpga: socrates: " Steffen Trumtrar
2015-05-28 15:56 ` [PATCH v2 6/8] ARM: socfpga: sockit: " Steffen Trumtrar
2015-05-28 15:56 ` [PATCH v2 7/8] ARM: socfpga: xload: support qspi bootsource Steffen Trumtrar
2015-05-28 15:56 ` [PATCH v2 8/8] mtd: m25p80: use the SPI nor framework Steffen Trumtrar
2015-06-16 5:48 ` Antony Pavlov
2015-06-17 6:05 ` Sascha Hauer
2015-05-29 7:25 ` [PATCH v2 0/8] Socfpga: QSPI support Sascha Hauer
2015-05-29 7:49 ` Steffen Trumtrar [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150529074943.GC12390@pengutronix.de \
--to=s.trumtrar@pengutronix.de \
--cc=barebox@lists.infradead.org \
--cc=s.hauer@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox