From: Marco Felsch <m.felsch@pengutronix.de>
To: Michael Tretter <m.tretter@pengutronix.de>
Cc: BAREBOX <barebox@lists.infradead.org>
Subject: Re: [PATCH 9/9] ARM: rockchip: fixup memory in device tree for TF-A
Date: Tue, 27 May 2025 11:40:56 +0200 [thread overview]
Message-ID: <20250527094056.rfqigwxxms5kgis3@pengutronix.de> (raw)
In-Reply-To: <aDV007QnzwsTnDBG@pengutronix.de>
On 25-05-27, Michael Tretter wrote:
> On Mon, 26 May 2025 19:25:01 +0200, Marco Felsch wrote:
> > On 25-05-26, Michael Tretter wrote:
> > > Add the memory nodes for the detected SDRAM configuration to the fdt
> > > before passing it to the TF-A.
> > >
> > > Signed-off-by: Michael Tretter <m.tretter@pengutronix.de>
> > > ---
> > > arch/arm/mach-rockchip/atf.c | 22 ++++++++++++++++++++++
> > > 1 file changed, 22 insertions(+)
> > >
> > > diff --git a/arch/arm/mach-rockchip/atf.c b/arch/arm/mach-rockchip/atf.c
> > > index 12cf13717b6972c2eafc5a044ae8d0b4de029c32..342af302aa25089acce3c91df0ea38cbe71e0add 100644
> > > --- a/arch/arm/mach-rockchip/atf.c
> > > +++ b/arch/arm/mach-rockchip/atf.c
> > > @@ -173,6 +173,26 @@ void rk3588_atf_load_bl31(void *fdt)
> > > rockchip_atf_load_bl31(RK3588, rk3588_bl31_bin, rk3588_bl32_bin, fdt);
> > > }
> > >
> > > +#ifdef CONFIG_ARCH_ROCKCHIP_ATF_PASS_FDT
> > > +static int rk3588_fixup_mem(void *fdt)
> > > +{
> > > + /* Use 4 blocks since rk3588 has 3 gaps in the address space */
> > > + unsigned long base[4];
> > > + unsigned long size[ARRAY_SIZE(base)];
> > > + phys_addr_t base_tmp[ARRAY_SIZE(base)];
> > > + resource_size_t size_tmp[ARRAY_SIZE(base_tmp)];
> > > + int i, n;
> > > +
> > > + n = rk3588_ram_sizes(base_tmp, size_tmp, ARRAY_SIZE(base_tmp));
> > > + for (i = 0; i < n; i++) {
> > > + base[i] = base_tmp[i];
> > > + size[i] = size_tmp[i];
> > > + }
> > > +
> > > + return fdt_fixup_mem(fdt, base, size, i);
> >
> > This fixup will run on a RO marked section if I got the code correct.
> > Also the fixup logic doesn't work for compressed device-tree's.
> >
> > I had an offlist discussion with Ahmad last week exactly targeting such
> > use-case (passing the dt from firmware to firmware). The conclusion was
> > that each firmware should generate an overlay which will be applied to
> > the barebox live-dt and the kernel-dt later on.
> >
> > Question: Is this to late for OP-TEE? I don't know the RK3588 nor the
> > OP-TEE integration for it, but on i.MX8M the OP-TEE SHM doesn't require
> > any device-tree yet.
>
> This is about passing a device tree from barebox to OP-TEE. OP-TEE uses
> the device tree and especially the memory nodes to initialize the
> dynamic shared memory. This is a platform independent implementation in
> OP-TEE. It's also possible to configure the addresses and sizes via
> config parameter, but that doesn't work if a board supports different
> SDRAM configurations.
Because OP-TEE is loaded at the SDRAM end per default?
If this is the reason, we already do support putting OP-TEE at the SDRAM
start followed by barebox on i.MX8M* SoCs:
OP-TEE membase parsing:
- https://elixir.bootlin.com/barebox/v2025.05.0/source/arch/arm/mach-imx/atf.c#L168
OP-TEE set membase:
- https://elixir.bootlin.com/barebox/v2025.05.0/source/common/optee.c#L52
https://elixir.bootlin.com/barebox/v2025.05.0/source/arch/arm/mach-imx/esdctl.c#L1016
https://elixir.bootlin.com/barebox/v2025.05.0/source/drivers/soc/imx/soc-imx8m.c#L217
Barebox bin loadaddr:
- https://elixir.bootlin.com/barebox/v2025.05.0/source/arch/arm/mach-imx/atf.c#L218
> Im not sure if OP-TEE accepts an dt overlay here and if this is
> compliant with the Firmware handoff specification. If this is possible,
> OP-TEE needs its own device tree for the platform and be able to apply
> an overlay. Furthermore, the barebox PBL would have to generate an
> overlay fdt with the memory configuration. Not sure if this is actually
> better than fixing the device tree before passing it to OP-TEE.
The idea was more like this:
OP-TEE:
- https://elixir.bootlin.com/op-tee/4.6.0/source/mk/config.mk#L553
Barebox:
- https://elixir.bootlin.com/barebox/v2025.05.0/source/arch/arm/boards/webasto-ccbv2/board.c#L33
If I get the OP-TEE code correct, we can pass the location for the
overlay via boot-argument arg2. So barebox can do all the RAM detection
and pass the correct location for the DT overlay. This can be handed
over to barebox proper via the barebox handoff-data mechanism:
- https://elixir.bootlin.com/barebox/v2025.05.0/source/include/pbl/handoff-data.h
Regards,
Marco
next prev parent reply other threads:[~2025-05-27 9:41 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-26 14:38 [PATCH 0/9] ARM: rockchip: fix dynamic shared memory in OP-TEE Michael Tretter
2025-05-26 14:38 ` [PATCH 1/9] ARM: rockchip: fix formatting Michael Tretter
2025-05-26 17:30 ` Marco Felsch
2025-05-26 14:38 ` [PATCH 2/9] ARM: rockchip: dmc: use RK3588_INT_REG_START for rk3588 Michael Tretter
2025-05-26 17:29 ` Marco Felsch
2025-05-26 14:38 ` [PATCH 3/9] lib: fdt: add fdt_addresses Michael Tretter
2025-05-26 17:29 ` Marco Felsch
2025-05-26 14:38 ` [PATCH 4/9] PBL: fdt: refactor helper for reading nr of cells Michael Tretter
2025-05-26 17:30 ` Marco Felsch
2025-05-26 14:38 ` [PATCH 5/9] PBL: fdt: make minimum fdt size configurable Michael Tretter
2025-05-27 6:41 ` Sascha Hauer
2025-05-27 8:48 ` Michael Tretter
2025-05-27 18:45 ` Sascha Hauer
2025-05-28 8:24 ` Michael Tretter
2025-05-26 14:38 ` [PATCH 6/9] PBL: fdt: add fdt_fixup_mem to fixup memory nodes Michael Tretter
2025-05-27 6:22 ` Sascha Hauer
2025-05-27 8:34 ` Michael Tretter
2025-05-27 18:51 ` Sascha Hauer
2025-05-26 14:38 ` [PATCH 7/9] ARM: rockchip: dmc: add rk3588_ram_sizes to get full ram size Michael Tretter
2025-05-26 16:33 ` Marco Felsch
2025-05-27 6:25 ` Sascha Hauer
2025-05-27 8:39 ` Michael Tretter
2025-05-27 9:06 ` Marco Felsch
2025-05-26 14:38 ` [PATCH 8/9] ARM: rockchip: pass device tree to TF-A Michael Tretter
2025-05-26 16:37 ` Marco Felsch
2025-05-27 8:03 ` Michael Tretter
2025-05-26 14:38 ` [PATCH 9/9] ARM: rockchip: fixup memory in device tree for TF-A Michael Tretter
2025-05-26 17:25 ` Marco Felsch
2025-05-27 8:16 ` Michael Tretter
2025-05-27 9:40 ` Marco Felsch [this message]
2025-05-27 10:19 ` Michael Tretter
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250527094056.rfqigwxxms5kgis3@pengutronix.de \
--to=m.felsch@pengutronix.de \
--cc=barebox@lists.infradead.org \
--cc=m.tretter@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox