From mboxrd@z Thu Jan 1 00:00:00 1970 Delivery-date: Thu, 23 Jul 2026 15:58:28 +0200 Received: from mx1.white.stw.pengutronix.de ([185.203.200.13]) by lore.white.stw.pengutronix.de with esmtps (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.96) (envelope-from ) id 1wmtwR-001z7n-1V for lore@lore.pengutronix.de; Thu, 23 Jul 2026 15:58:28 +0200 Received: from bombadil.infradead.org (bombadil.infradead.org [IPv6:2607:7c80:54:3::133]) by mx1.white.stw.pengutronix.de (Postfix) with ESMTPS id 8510A202586 for ; Thu, 23 Jul 2026 15:58:27 +0200 (CEST) Authentication-Results: mx1.white.stw.pengutronix.de; dkim=pass header.d=lists.infradead.org header.s=bombadil.20210309 header.b=vxWelXFd; dkim=pass header.d=kernel.org header.s=k20201202 header.b=t4bp7hGn; dmarc=pass (policy=quarantine) header.from=kernel.org; spf=pass (mx1.white.stw.pengutronix.de: domain of "barebox-bounces+lore=pengutronix.de@lists.infradead.org" designates 2607:7c80:54:3::133 as permitted sender) smtp.mailfrom="barebox-bounces+lore=pengutronix.de@lists.infradead.org" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Reply-To:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:Cc:To:In-Reply-To: References:Message-Id:Content-Transfer-Encoding:Content-Type:MIME-Version: Subject:Date:From:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=7JV9WmO3MqhU51CqgMkfk0YmmfBasGgID7zSGD3rES0=; b=vxWelXFd744dRwNsbH1o9lJ6bI BBp3HDi777CQ+pZuqRGmmZmwxCECH+boJKcfDe0/jZui1QIiFnWzwYHVdSvd4UmW4Tlm1Q059hS3d fhlYHoPPI7hEUu50ghVn6tJTmb+seNVhJzC/yiKaxnilUYYUEap2zioq7Lb/2NgBw8faHQdxq+PzB LYZEEqmL1R5ENXdMiKLbKcJMR62olRGOFulIXrQL9O3UayqEmPp95D8SMFxzDcAXltZMgvllh+gHE Jo48de0DbilfSy7/d0mx6j0Ab+Z36FplpBZe/QCsM1yLNptuPbG0hOgrJ4EQ1sbtGFbncb33Q4D8p I1OYS4JQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1wmtvB-0000000EQNg-2NEm; Thu, 23 Jul 2026 13:57:09 +0000 Received: from sea.source.kernel.org ([172.234.252.31]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1wmtv9-0000000EQLM-3lp9 for barebox@lists.infradead.org; Thu, 23 Jul 2026 13:57:07 +0000 Received: from smtp.kernel.org (transwarp.subspace.kernel.org [100.75.92.58]) by sea.source.kernel.org (Postfix) with ESMTP id 1AB8040A21; Thu, 23 Jul 2026 13:57:07 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPS id F1827C2BCF7; Thu, 23 Jul 2026 13:57:06 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1784815027; bh=VPjipWUqW4oehnS62z9s99leQupIg9h21u3rii+L2A4=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=t4bp7hGnWN44uzdjcHIQLwoUP5ozaC4iwIa6ASE48Ge64VDNJmYvqtyYKr0uKAD4J nt8aUg92z/SQg2LaVn4xK7ME4hs3oze6QjfNa5qEaLHyhtF0mFTPZBrHAoMqFA+8Ef Cl+PhkuSvIRTc0MdSAevSJgd/INxad3hNTDZrjVH1I8PIq0KZL7fjuuSjaSvN3Rikb X/DU3emlJGt+Y/r7UZvlHHmHJkVQzyyVts4nymr1H24I+oErscYKNTpIlt72cEmx73 ApJosNjNg9emAjuJrWv6SKUYqPfJ9KSqfScvvvlDco7FAyZpcQss/3aspVKMW7by2j b03Q/E3hvjnYA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id D2486C531CA; Thu, 23 Jul 2026 13:57:06 +0000 (UTC) From: Luca Lauro via B4 Relay Date: Thu, 23 Jul 2026 15:57:39 +0200 Subject: [PATCH 01/19] ARM: mvebu: add board support for Netgear RN102 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Message-Id: <20260723-rn102-rn104-series-v1-1-7698d25df866@gmail.com> References: <20260723-rn102-rn104-series-v1-0-7698d25df866@gmail.com> In-Reply-To: <20260723-rn102-rn104-series-v1-0-7698d25df866@gmail.com> To: Sascha Hauer , "open list:BAREBOX" Cc: Luca Lauro X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1784815061; l=10418; i=famlauro93l@gmail.com; s=20260723; h=from:subject:message-id; bh=BWQBXZQdp0klKTicbyqCw6vp3ul2YoDCrDw/uvc3jOA=; b=tEflh5ihrR65lwlvFag1WVmdKauUqdvNlwpu4b587/KdRyqn8nt+9RwvFeJOed4F2u0i3wX/r SFLHh6rINiUDktS4JTOQbEvqnOQ9nnXLVLCrtJHWzmXHv4nmNRKK9Qi X-Developer-Key: i=famlauro93l@gmail.com; a=ed25519; pk=OAJlcD69ugQCl99Vy6w+Aeu+ZUb1IVGcz1Ijxo6Ch78= X-Endpoint-Received: by B4 Relay for famlauro93l@gmail.com/20260723 with auth_id=892 X-Original-From: Luca Lauro X-BeenThere: barebox@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Reply-To: famlauro93l@gmail.com Sender: "barebox" X-Spamd-Result: default: False [-6.91 / 15.00]; DWL_DNSWL_MED(-4.00)[infradead.org:dkim,kernel.org:dkim]; BAYES_HAM(-3.00)[100.00%]; FREEMAIL_REPLYTO_NEQ_FROM(2.00)[]; DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine]; RCVD_DKIM_ARC_DNSWL_MED(-0.50)[]; MAILLIST(-0.20)[mailman]; R_SPF_ALLOW(-0.20)[+mx:c]; RCVD_IN_DNSWL_MED(-0.20)[2607:7c80:54:3::133:from]; R_DKIM_ALLOW(-0.20)[lists.infradead.org:s=bombadil.20210309,kernel.org:s=k20201202]; MIME_GOOD(-0.10)[text/plain]; HAS_LIST_UNSUB(-0.01)[]; RCVD_TLS_LAST(0.00)[]; RECEIVED_HELO_LOCALHOST(0.00)[]; FUZZY_RATELIMITED(0.00)[rspamd.com]; FORGED_SENDER(0.00)[devnull@kernel.org,barebox-bounces@lists.infradead.org]; FREEMAIL_REPLYTO(0.00)[gmail.com]; ARC_NA(0.00)[]; MIME_TRACE(0.00)[0:+]; FORWARDED(0.00)[barebox@lists.infradead.org]; TO_DN_ALL(0.00)[]; FREEMAIL_CC(0.00)[gmail.com]; REPLYTO_DOM_NEQ_FROM_DOM(0.00)[]; FORGED_SENDER_FORWARDING(0.00)[]; RCVD_COUNT_FIVE(0.00)[5]; FROM_NEQ_ENVFROM(0.00)[devnull@kernel.org,barebox-bounces@lists.infradead.org]; FROM_HAS_DN(0.00)[]; TAGGED_FROM(0.00)[lore=pengutronix.de,famlauro93l.gmail.com]; NEURAL_HAM(-0.00)[-1.000]; ASN(0.00)[asn:7247, ipnet:2607:7c80:54::/48, country:US]; REPLYTO_DOM_NEQ_TO_DOM(0.00)[]; FORGED_SENDER_MAILLIST(0.00)[]; DKIM_TRACE(0.00)[lists.infradead.org:+,kernel.org:+]; RCPT_COUNT_THREE(0.00)[3]; HAS_REPLYTO(0.00)[famlauro93l@gmail.com] X-Rspamd-Action: no action X-Rspamd-Queue-Id: 8510A202586 X-Rspamd-Server: mx1 X-Stat-Signature: np8b3ii6oc1nyxpxua13krk1kta3rg7m From: Luca Lauro --- arch/arm/boards/Makefile | 1 + arch/arm/boards/netgear-rn102/Makefile | 4 + arch/arm/boards/netgear-rn102/board.c | 243 +++++++++++++++++++++++++++++++++ rebuild-series.sh | 39 ++++++ 4 files changed, 287 insertions(+) diff --git a/arch/arm/boards/Makefile b/arch/arm/boards/Makefile index dd2f2c324e..aca1b45a81 100644 --- a/arch/arm/boards/Makefile +++ b/arch/arm/boards/Makefile @@ -64,6 +64,7 @@ obj-$(CONFIG_MACH_MARVELL_ARMADA_XP_DB) += marvell-armada-xp-db/ obj-$(CONFIG_MACH_MX23EVK) += freescale-mx23-evk/ obj-$(CONFIG_MACH_MX28EVK) += freescale-mx28-evk/ obj-$(CONFIG_MACH_MYIRTECH_X335X) += myirtech-x335x/ +obj-$(CONFIG_MACH_NETGEAR_RN102) += netgear-rn102/ obj-$(CONFIG_MACH_NETGEAR_RN104) += netgear-rn104/ obj-$(CONFIG_MACH_NETGEAR_RN2120) += netgear-rn2120/ obj-$(CONFIG_MACH_NVIDIA_BEAVER) += nvidia-beaver/ diff --git a/arch/arm/boards/netgear-rn102/Makefile b/arch/arm/boards/netgear-rn102/Makefile new file mode 100644 index 0000000000..da63d2625f --- /dev/null +++ b/arch/arm/boards/netgear-rn102/Makefile @@ -0,0 +1,4 @@ +# SPDX-License-Identifier: GPL-2.0-only + +obj-y += board.o +lwl-y += lowlevel.o diff --git a/arch/arm/boards/netgear-rn102/board.c b/arch/arm/boards/netgear-rn102/board.c new file mode 100644 index 0000000000..c6673e9356 --- /dev/null +++ b/arch/arm/boards/netgear-rn102/board.c @@ -0,0 +1,243 @@ +// SPDX-License-Identifier: GPL-2.0-only + +#include +#include +#include +#include +#include +#include +#include +#include + +/* + * Early GPIO0 MMIO + * + * GPIO driver arrives too late for the disks to be + * ready in time for AHCI driver probe. + * So we use GPIO0 direct access for: + * - reading disk presence monitoring pins + * - enable powerup for bays that detect disk presence + * - display bay status with dedicated LEDs + */ +#define GPIO0_BASE (ARMADA_370_XP_INT_REGS_BASE + 0x18100) +#define GPIO_OUT 0x00 +#define GPIO_OUT_EN 0x04 +#define GPIO_BLINK_EN 0x08 +#define GPIO_IN 0x10 +#define GPIO_BLINK_CNT_SEL 0x20 +#define GPIO_BLINK_CNT_A_ON 0xc0 +#define GPIO_BLINK_CNT_A_OFF 0xc4 + +static inline void gpio0_set_output(int pin) +{ + u32 v = readl(GPIO0_BASE + GPIO_OUT_EN); + + v &= ~(1 << pin); + writel(v, GPIO0_BASE + GPIO_OUT_EN); +} + +static inline void gpio0_set_input(int pin) +{ + u32 v = readl(GPIO0_BASE + GPIO_OUT_EN); + + v |= (1 << pin); + writel(v, GPIO0_BASE + GPIO_OUT_EN); +} + +static inline void gpio0_write(int pin, int val) +{ + u32 v = readl(GPIO0_BASE + GPIO_OUT); + + if (val) + v |= (1 << pin); + else + v &= ~(1 << pin); + + writel(v, GPIO0_BASE + GPIO_OUT); +} + +static inline int gpio0_read(int pin) +{ + return !!(readl(GPIO0_BASE + GPIO_IN) & (1 << pin)); +} + +static void gpio0_blink(int pin, int on_ms, int off_ms) +{ + u32 v; + + gpio0_set_output(pin); + + /* set blink counter A on and off time in core clok cycles */ + writel(10*on_ms, GPIO0_BASE + GPIO_BLINK_CNT_A_ON); + writel(10*off_ms, GPIO0_BASE + GPIO_BLINK_CNT_A_OFF); + + /* use blink counter A for selected pin */ + v = readl(GPIO0_BASE + GPIO_BLINK_CNT_SEL); + v &= ~(1 << pin); + writel(v, GPIO0_BASE + GPIO_BLINK_CNT_SEL); + + /* enable blink for selected pin */ + v = readl(GPIO0_BASE + GPIO_BLINK_EN); + v |= (1 << pin); + writel(v, GPIO0_BASE + GPIO_BLINK_EN); +} + +static void gpio0_blink_disable(int pin) +{ + u32 v; + + v = readl(GPIO0_BASE + GPIO_BLINK_EN); + v &= ~(1 << pin); + writel(v, GPIO0_BASE + GPIO_BLINK_EN); +} + +/* HDD bays description */ + +enum disk_state { + DISK_ABSENT = 0, + DISK_PRESENT, + DISK_READY, +}; + +struct rn102_disk_bay { + int gpio_detect; /* input, active-low */ + int gpio_power; /* output */ + int gpio_led; /* output, active-low */ + enum disk_state state; +}; + +#define RN102_NUM_DISK_BAYS 2 + +static struct rn102_disk_bay rn102_bays[RN102_NUM_DISK_BAYS] = { + { 12, 13, 15, DISK_ABSENT }, /* Bay 1, default to disk absent */ + { 10, 11, 14, DISK_ABSENT }, /* Bay 2, default to disk absent */ +}; + +static void setup_bays(void) { + pr_info("Early disk power-on...\n"); + + for (int i = 0; i < RN102_NUM_DISK_BAYS; i++) { + int present; + + gpio0_set_input(rn102_bays[i].gpio_detect); + present = (gpio0_read(rn102_bays[i].gpio_detect) == 0); + + gpio0_set_output(rn102_bays[i].gpio_power); + + if (present) { + pr_info("Bay %d: disk detected, powering on\n", i + 1); + gpio0_blink(rn102_bays[i].gpio_led, 500, 500); + gpio0_write(rn102_bays[i].gpio_power, 1); + rn102_bays[i].state = DISK_PRESENT; + } else { + pr_info("Bay %d empty\n", i + 1); + gpio0_write(rn102_bays[i].gpio_led, 0); + gpio0_write(rn102_bays[i].gpio_power, 0); + rn102_bays[i].state = DISK_ABSENT; + } + } +} + +/* + * After waiting for present disks spinup, + * we ask explicitly for corresponding ATA devices probe. + */ +static void init_disks(void) { + pr_info("Waiting for disks spinup...\n"); + mdelay(8000); + + pr_info("Detecting ATA devices:\n"); + for (int i = 0; i < RN102_NUM_DISK_BAYS; i++) { + char name[8]; + struct device *dev; + + if (rn102_bays[i].state != DISK_PRESENT) { + gpio0_write(rn102_bays[i].gpio_power, 0); + gpio0_blink_disable(rn102_bays[i].gpio_led); + gpio0_write(rn102_bays[i].gpio_led, 0); + continue; + } + + snprintf(name, sizeof(name), "ata%d", i); + + dev = get_device_by_name(name); + if (!dev) { + pr_warn("%s not found\n", name); + gpio0_write(rn102_bays[i].gpio_power, 0); + gpio0_blink(rn102_bays[i].gpio_led, 1000, 1000); + continue; + } + + pr_info("Connecting %s to disk %d\n", name, i + 1); + device_detect(dev); + gpio0_blink_disable(rn102_bays[i].gpio_led); + gpio0_write(rn102_bays[i].gpio_led, 1); + rn102_bays[i].state = DISK_READY; + } +} + +/* + * USB0 → DRAM MBUS windows + * + * frontal USB 2.0 port of RN102 is connected to the SoC usb0. + * Here we enable MBUS windows toward all the DRAM using + * informations already gathered by mvebu_mbus_dram_info(). + */ +// #define USB0_BRIDGE_BASE (ARMADA_370_XP_USB_BASE + 0x300) +// #define USB_WIN_CTRL(n) (USB0_BRIDGE_BASE + 0x20 + (n) * 0x10) +// #define USB_WIN_BASE(n) (USB0_BRIDGE_BASE + 0x24 + (n) * 0x10) + +static void setup_usb0(void) { + // /* Window0: 512MB @ 0x00000000 */ + // writel(0x00000000, USB_WIN_BASE(0)); + // writel(0x1FFF0E01, USB_WIN_CTRL(0)); + + // /* Window1: 512MB @ 0xB0000000 (placeholder) */ + // writel(0xB0000000, USB_WIN_BASE(1)); + // writel(0x1FFE841, USB_WIN_CTRL(1)); + + writel(0x2, 0xf1051404); /* enable force suspend */ + u32 pwr = readl(0xf1051400); + pwr &= ~BIT(2); + writel(pwr, 0xf1051400); /* force SUSPENDM=0 */ +} + + +/* Early init: setup specific hardware without blocking initialization. */ +static int rn102_early_poweron(void) +{ + writel(0xC6, 0xf1020228); /* CFU configuration */ + setup_usb0(); + setup_bays(); + + return 0; +} +postcore_initcall(rn102_early_poweron); + +static int rn102_init(void) +{ + init_disks(); + + return 0; +} +device_initcall(rn102_init); + + +/* BareBox Update handlers */ +static int rn102_register_bbu(void) +{ + bbu_register_std_file_update("bootloader", 0, + "/dev/nand0.bootloader", + filetype_kwbimage_v1); + + bbu_register_std_file_update("kernel", 0, + "/dev/nand0.kernel", + filetype_arm_zimage); + + bbu_register_std_file_update("minirootfs", 0, + "/dev/nand0.minirootfs", + filetype_gzip); + + return 0; +} +late_initcall(rn102_register_bbu); diff --git a/rebuild-series.sh b/rebuild-series.sh new file mode 100755 index 0000000000..aad99bc296 --- /dev/null +++ b/rebuild-series.sh @@ -0,0 +1,39 @@ +#!/bin/bash +set -e + +# Torna al punto base +git checkout v2026.01.0 +git branch -D rn102-rn104-series 2>/dev/null || true +git checkout -b rn102-rn104-series + +# Applica ogni patch e crea commit +apply_patch() { + PATCH="$1" + MSG="$2" + echo "Applying $PATCH..." + git apply "$PATCH" + git add -A + git commit -m "$MSG" +} + +apply_patch 0001-*.patch "ARM: mvebu: add board support for Netgear RN102" +apply_patch 0002-*.patch "ARM: mvebu: add lowlevel support for Netgear RN102" +apply_patch 0003-*.patch "ARM: dts: add barebox device tree for Netgear RN102" +apply_patch 0004-*.patch "ARM: dts: update RN102 Linux DTS" +apply_patch 0005-*.patch "ARM: mvebu: add Kconfig entry for Netgear RN102" +apply_patch 0006-*.patch "ARM: mvebu: add RN102 image support" +apply_patch 0007-*.patch "ARM: mvebu: enable RN102 in mvebu_defconfig" +apply_patch 0008-*.patch "ARM: mvebu: rn104: placeholder bay management" +apply_patch 0009-*.patch "ARM: mvebu: add lowlevel support for Netgear RN104" +apply_patch 0010-*.patch "ARM: dts: update RN104 Linux DTS" +apply_patch 0011-*.patch "ARM: mvebu: adapt RN104 image support" +apply_patch 0012-*.patch "ARM: mvebu: rename PUTC_LL to MVEBU_PUTC_LL" +apply_patch 0013-*.patch "drivers: fan: add fan framework and API" +apply_patch 0014-*.patch "commands: add fan control command" +apply_patch 0015-*.patch "commands: integrate fan command into Kconfig and Makefile" +apply_patch 0016-*.patch "usb: ehci: add Marvell EHCI host controller driver" +apply_patch 0017-*.patch "usb: ehci: minor fixes for Marvell compatibility" +apply_patch 0018-*.patch "ata: ahci: fixes and updates for Marvell SATA controller" +apply_patch 0019-*.patch "drivers: integrate USB/AHCI changes" + +echo "Serie ricostruita con successo!" -- 2.47.3