mail archive of the barebox mailing list
 help / color / mirror / Atom feed
From: Ahmad Fatoum <a.fatoum@pengutronix.de>
To: Antony Pavlov <antonynpavlov@gmail.com>, barebox@lists.infradead.org
Subject: Re: [PATCH v2 00/11] RISC-V: add LiteX SoC support; resurrect nmon
Date: Fri, 7 May 2021 12:23:47 +0200	[thread overview]
Message-ID: <331e6c41-2ced-22f0-ba69-27d0213897c9@pengutronix.de> (raw)
In-Reply-To: <20210506220834.223350-1-antonynpavlov@gmail.com>

On 07.05.21 00:08, Antony Pavlov wrote:
> Changes since v1:
> 
>   * rebased on top of next branch;
>   * new patches are introduced:
>     * clocksource: timer-riscv: select CSR from device tree
>     * RISC-V: make RISCV_SBI and RISCV_M_MODE explicitly mutually exclusive
>     * RISC-V: make it possible to build RV32I multi-image with DEBUG_LL=n
>   * almost all of Ahmad's notes are fixed (e.g. unused header files inclusions are dropped);
>   * NOT FIXED: gpio-74xx-mmio still uses dev_get_drvdata(), not device_get_match_data()

Why?

> 
> Antony Pavlov (11):
>   clocksource: timer-riscv: select CSR from device tree
>   RISC-V: make RISCV_SBI and RISCV_M_MODE explicitly mutually exclusive
>   RISC-V: make it possible to run nmon from PBL C code
>   RISC-V: boards: erizo: make it possible to use nmon
>   serial: add litex UART driver
>   gpio: add driver for 74xx-ICs with MMIO access
>   spi: add litex spiflash driver
>   net: add LiteEth driver
>   RISC-V: add LiteX SoC and linux-on-litex-vexriscv support
>   RISC-V: add litex_linux_defconfig
>   RISC-V: make it possible to build RV32I multi-image with DEBUG_LL=n
> 
>  arch/riscv/Kconfig                         |  22 +-
>  arch/riscv/Kconfig.socs                    |  18 +-
>  arch/riscv/boards/Makefile                 |   1 +
>  arch/riscv/boards/erizo/lowlevel.c         |   5 +
>  arch/riscv/boards/litex-linux/Makefile     |   3 +
>  arch/riscv/boards/litex-linux/lowlevel.c   |  20 ++
>  arch/riscv/boot/Makefile                   |   1 +
>  arch/riscv/boot/nmon_entry.S               |  13 +
>  arch/riscv/configs/erizo_generic_defconfig |   1 +
>  arch/riscv/configs/litex_linux_defconfig   |  77 +++++
>  arch/riscv/cpu/time.c                      |   7 +
>  arch/riscv/dts/Makefile                    |   1 +
>  arch/riscv/dts/erizo.dtsi                  |   2 +
>  arch/riscv/dts/litex-linux.dts             |  96 ++++++
>  arch/riscv/dts/litex_soc_linux.dtsi        |  49 +++
>  arch/riscv/include/asm/debug_ll.h          |   3 +
>  arch/riscv/include/asm/debug_ll_litex.h    | 123 +++++++
>  arch/riscv/include/asm/riscv_nmon.h        |  49 ++-
>  arch/riscv/include/asm/timer.h             |   1 +
>  common/Kconfig                             |   4 +
>  drivers/clocksource/timer-riscv.c          |  19 +-
>  drivers/gpio/Kconfig                       |  14 +
>  drivers/gpio/Makefile                      |   1 +
>  drivers/gpio/gpio-74xx-mmio.c              | 166 +++++++++
>  drivers/net/Kconfig                        |   8 +
>  drivers/net/Makefile                       |   1 +
>  drivers/net/liteeth.c                      | 376 +++++++++++++++++++++
>  drivers/serial/Makefile                    |   1 +
>  drivers/serial/serial_litex.c              |  96 ++++++
>  drivers/spi/Kconfig                        |   3 +
>  drivers/spi/Makefile                       |   1 +
>  drivers/spi/litex_spiflash.c               | 241 +++++++++++++
>  images/Makefile.riscv                      |   4 +
>  33 files changed, 1388 insertions(+), 39 deletions(-)
>  create mode 100644 arch/riscv/boards/litex-linux/Makefile
>  create mode 100644 arch/riscv/boards/litex-linux/lowlevel.c
>  create mode 100644 arch/riscv/boot/nmon_entry.S
>  create mode 100644 arch/riscv/configs/litex_linux_defconfig
>  create mode 100644 arch/riscv/dts/litex-linux.dts
>  create mode 100644 arch/riscv/dts/litex_soc_linux.dtsi
>  create mode 100644 arch/riscv/include/asm/debug_ll_litex.h
>  create mode 100644 drivers/gpio/gpio-74xx-mmio.c
>  create mode 100644 drivers/net/liteeth.c
>  create mode 100644 drivers/serial/serial_litex.c
>  create mode 100644 drivers/spi/litex_spiflash.c
> 

-- 
Pengutronix e.K.                           |                             |
Steuerwalder Str. 21                       | http://www.pengutronix.de/  |
31137 Hildesheim, Germany                  | Phone: +49-5121-206917-0    |
Amtsgericht Hildesheim, HRA 2686           | Fax:   +49-5121-206917-5555 |

_______________________________________________
barebox mailing list
barebox@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/barebox


  parent reply	other threads:[~2021-05-07 10:28 UTC|newest]

Thread overview: 26+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-05-06 22:08 Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 01/11] clocksource: timer-riscv: select CSR from device tree Antony Pavlov
2021-05-07 11:34   ` Ahmad Fatoum
2021-05-07 17:41     ` Antony Pavlov
2021-05-07 18:05       ` Ahmad Fatoum
2021-05-06 22:08 ` [PATCH v2 02/11] RISC-V: make RISCV_SBI and RISCV_M_MODE explicitly mutually exclusive Antony Pavlov
2021-05-07 11:42   ` Ahmad Fatoum
2021-05-07 14:25     ` Antony Pavlov
2021-05-07 14:44       ` Ahmad Fatoum
2021-05-07 17:52         ` Antony Pavlov
2021-05-07 18:08           ` Ahmad Fatoum
2021-05-07 18:36             ` Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 03/11] RISC-V: make it possible to run nmon from PBL C code Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 04/11] RISC-V: boards: erizo: make it possible to use nmon Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 05/11] serial: add litex UART driver Antony Pavlov
2021-05-07 11:45   ` Ahmad Fatoum
2021-05-07 12:02     ` Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 06/11] gpio: add driver for 74xx-ICs with MMIO access Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 07/11] spi: add litex spiflash driver Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 08/11] net: add LiteEth driver Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 09/11] RISC-V: add LiteX SoC and linux-on-litex-vexriscv support Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 10/11] RISC-V: add litex_linux_defconfig Antony Pavlov
2021-05-06 22:08 ` [PATCH v2 11/11] RISC-V: make it possible to build RV32I multi-image with DEBUG_LL=n Antony Pavlov
2021-05-07 10:27   ` Ahmad Fatoum
2021-05-07 10:23 ` Ahmad Fatoum [this message]
2021-05-07 11:12   ` [PATCH v2 00/11] RISC-V: add LiteX SoC support; resurrect nmon Antony Pavlov

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=331e6c41-2ced-22f0-ba69-27d0213897c9@pengutronix.de \
    --to=a.fatoum@pengutronix.de \
    --cc=antonynpavlov@gmail.com \
    --cc=barebox@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox