From: Ahmad Fatoum <a.fatoum@pengutronix.de>
To: Marco Felsch <m.felsch@pengutronix.de>,
Antony Pavlov <antonynpavlov@gmail.com>
Cc: barebox@lists.infradead.org
Subject: Re: [PATCH v2 6/7] RISC-V: squash 64bit defconfigs into rv64i_defconfig
Date: Mon, 24 Oct 2022 10:20:57 +0200 [thread overview]
Message-ID: <428e8b58-3982-3d77-5db2-32942b7cd80e@pengutronix.de> (raw)
In-Reply-To: <20221024075316.pmxpeje2stcj7zn5@pengutronix.de>
On 24.10.22 09:53, Marco Felsch wrote:
> Hi Antony,
>
> On 22-10-22, Antony Pavlov wrote:
>> On Wed, 5 Oct 2022 13:12:13 +0200
>> Marco Felsch <m.felsch@pengutronix.de> wrote:
>>
>> Hi Marco!
>>
>> It looks like this commit breaks emulate.pl, e.g.
>>
>> ARCH=riscv
>> ARCH=${ARCH} ./test/emulate.pl --kconfig-full --test -- --junitxml=$PWD/$ARCH.tests.xml --lg-log=$PWD/log/$ARCH
>>
>> reports
>>
>> Can't find default configuration "arch/riscv/configs/virt64_defconfig"!
>>
>> Please see details: https://gitlab.com/frantony/barebox/-/jobs/3211154690#L111
>
> Please see: https://gitlab.com/frantony/barebox/-/jobs/3211154690#L106
>
> You are passing "--kconfig=virt64_defconfig" to tuxmake. I think this is
> the failure.
The configuration YAMLs are in test/riscv . They will need to be adapted.
E.g. qemu@virt64_defconfig.yaml -> qemu@rv64i_defconfig
Provided, rv64i is a strict superset of virt64, the test should then succeed.
>
> Regards,
> Marco
>
>
--
Pengutronix e.K. | |
Steuerwalder Str. 21 | http://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
next prev parent reply other threads:[~2022-10-24 8:22 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-05 11:12 [PATCH v2 1/7] RISC-V: cache: fix local_flush_icache_all enabling Marco Felsch
2022-10-05 11:12 ` [PATCH v2 2/7] RISC-V: add riscv_vendor_id() support Marco Felsch
2022-10-05 11:12 ` [PATCH v2 3/7] RISC-V: import vendorid list from linux Marco Felsch
2022-10-05 11:12 ` [PATCH v2 4/7] RISC-V: use m/sscratch registers for barebox_riscv_pbl_flags Marco Felsch
2022-10-05 11:12 ` [PATCH v2 5/7] RISC-V: implement cache-management errata for T-Head SoCs Marco Felsch
2022-10-05 11:12 ` [PATCH v2 6/7] RISC-V: squash 64bit defconfigs into rv64i_defconfig Marco Felsch
2022-10-22 7:55 ` Antony Pavlov
2022-10-24 7:53 ` Marco Felsch
2022-10-24 8:20 ` Ahmad Fatoum [this message]
2022-10-05 11:12 ` [PATCH v2 7/7] RISC-V: add Allwinner Sun20i D1 Nezha support Marco Felsch
2022-10-07 8:30 ` [PATCH v2 1/7] RISC-V: cache: fix local_flush_icache_all enabling Sascha Hauer
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=428e8b58-3982-3d77-5db2-32942b7cd80e@pengutronix.de \
--to=a.fatoum@pengutronix.de \
--cc=antonynpavlov@gmail.com \
--cc=barebox@lists.infradead.org \
--cc=m.felsch@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox