From: Sascha Hauer <s.hauer@pengutronix.de>
To: BAREBOX <barebox@lists.infradead.org>
Subject: [PATCH 09/27] mtd: nand: nand_mrvl_nfc: support the nand-controller bindings
Date: Sun, 16 Aug 2026 19:56:29 +0200 [thread overview]
Message-ID: <20260816-pxa3xx-v1-9-f3c3d7a6c43f@pengutronix.de> (raw)
In-Reply-To: <20260816-pxa3xx-v1-0-f3c3d7a6c43f@pengutronix.de>
The driver only knows the deprecated "marvell,pxa3xx-nand" and
"marvell,armada370-nand" compatibles, where the chip properties are in
the controller node. The upstream device trees use the newer
"...-nand-controller" bindings, where the chip lives in a child node
along with its partitions.
Add the new compatibles and read the chip properties from the child
node. Handing that node to the NAND core via nand_set_flash_node() is
what makes the generic properties and the partitions below it work at
all: mtd_get_of_node() otherwise falls back to the parent, which is the
controller node.
Assisted-by: Claude Opus 5
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
drivers/mtd/nand/raw/nand_mrvl_nfc.c | 69 ++++++++++++++++++++++++++++++------
1 file changed, 58 insertions(+), 11 deletions(-)
diff --git a/drivers/mtd/nand/raw/nand_mrvl_nfc.c b/drivers/mtd/nand/raw/nand_mrvl_nfc.c
index 6f3fb57062..ebb1fd81fb 100644
--- a/drivers/mtd/nand/raw/nand_mrvl_nfc.c
+++ b/drivers/mtd/nand/raw/nand_mrvl_nfc.c
@@ -132,6 +132,12 @@
struct mrvl_nand_variant {
unsigned int hwflags;
+ /*
+ * True for the "nand-controller" bindings, where the chip properties
+ * live in per chip select child nodes instead of in the controller
+ * node itself.
+ */
+ bool chip_subnodes;
};
struct mrvl_nand_host {
@@ -288,7 +294,26 @@ static const struct mrvl_nand_variant armada370_variant = {
.hwflags = HWFLAGS_ECC_BCH | HWFLAGS_HAS_NDCB3,
};
+static const struct mrvl_nand_variant pxa3xx_controller_variant = {
+ .hwflags = 0,
+ .chip_subnodes = true,
+};
+
+static const struct mrvl_nand_variant armada370_controller_variant = {
+ .hwflags = HWFLAGS_ECC_BCH | HWFLAGS_HAS_NDCB3,
+ .chip_subnodes = true,
+};
+
static struct of_device_id mrvl_nand_dt_ids[] = {
+ {
+ .compatible = "marvell,pxa3xx-nand-controller",
+ .data = &pxa3xx_controller_variant,
+ },
+ {
+ .compatible = "marvell,armada370-nand-controller",
+ .data = &armada370_controller_variant,
+ },
+ /* Deprecated bindings, the chip properties are in the controller node */
{
.compatible = "marvell,pxa3xx-nand",
.data = &pxa3xx_variant,
@@ -1199,33 +1224,55 @@ static struct mrvl_nand_host *alloc_nand_resource(struct device *dev)
static int mrvl_nand_probe_dt(struct mrvl_nand_host *host)
{
struct device_node *np = host->dev->of_node;
- const struct of_device_id *match;
const struct mrvl_nand_variant *variant;
+ struct device_node *chip_np;
if (!IS_ENABLED(CONFIG_OFTREE) || host->dev->platform_data)
return 0;
- match = of_match_node(mrvl_nand_dt_ids, np);
- if (!match)
+ variant = device_get_match_data(host->dev);
+ if (!variant)
return -EINVAL;
- variant = match->data;
- if (of_get_property(np, "marvell,nand-keep-config", NULL))
- host->keep_config = 1;
+ host->hwflags = variant->hwflags;
+
of_property_read_u32(np, "num-cs", &host->num_cs);
- if (of_get_nand_on_flash_bbt(np))
+
+ /*
+ * With the "nand-controller" bindings the chip lives in a child node
+ * of the controller. Only a single chip is supported, so take the
+ * first one. The deprecated bindings have the chip properties in the
+ * controller node itself.
+ */
+ if (variant->chip_subnodes) {
+ chip_np = of_get_next_available_child(np, NULL);
+ if (!chip_np) {
+ dev_err(host->dev, "no chip node found\n");
+ return -ENODEV;
+ }
+ } else {
+ chip_np = np;
+ }
+
+ /*
+ * Hand the chip node to the NAND core so that the generic properties
+ * and the partitions below it are evaluated.
+ */
+ nand_set_flash_node(&host->chip, chip_np);
+
+ if (of_get_property(chip_np, "marvell,nand-keep-config", NULL))
+ host->keep_config = 1;
+ if (of_get_nand_on_flash_bbt(chip_np))
host->flash_bbt = 1;
- host->ecc_strength = of_get_nand_ecc_strength(np);
+ host->ecc_strength = of_get_nand_ecc_strength(chip_np);
if (host->ecc_strength < 0)
host->ecc_strength = 0;
- host->ecc_step = of_get_nand_ecc_step_size(np);
+ host->ecc_step = of_get_nand_ecc_step_size(chip_np);
if (host->ecc_step < 0)
host->ecc_step = 0;
- host->hwflags = variant->hwflags;
-
return 0;
}
--
2.47.3
next prev parent reply other threads:[~2026-08-16 17:57 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-16 17:56 [PATCH 00/27] ARM: Add pxa3xx and Raumfeld Speaker support Sascha Hauer
2026-08-16 17:56 ` [PATCH 01/27] ARM: pxa: remove PXA25x and PXA27x support Sascha Hauer
2026-08-16 17:56 ` [PATCH 02/27] video: remove the PXA framebuffer driver Sascha Hauer
2026-08-16 17:56 ` [PATCH 03/27] ARM: cache: drive the XSC3 cache with the ARMv4 functions Sascha Hauer
2026-08-16 17:56 ` [PATCH 04/27] mci: pxamci: get the clock from the clk API Sascha Hauer
2026-08-16 17:56 ` [PATCH 05/27] pwm: pxa: " Sascha Hauer
2026-08-16 17:56 ` [PATCH 06/27] serial: " Sascha Hauer
2026-08-16 17:56 ` [PATCH 07/27] clk: pxa: add a device tree clock driver for PXA3xx Sascha Hauer
2026-08-16 17:56 ` [PATCH 08/27] mtd: nand: nand_mrvl_nfc: honour marvell,nand-keep-config Sascha Hauer
2026-08-16 17:56 ` Sascha Hauer [this message]
2026-08-16 17:56 ` [PATCH 10/27] mtd: nand: mrvl_nfc: keep the ready latch across a STATUS command Sascha Hauer
2026-08-16 17:56 ` [PATCH 11/27] mtd: nand: mrvl_nfc: do not report a command timeout as an error Sascha Hauer
2026-08-16 17:56 ` [PATCH 12/27] mci: pxamci: probe from the device tree Sascha Hauer
2026-08-16 17:56 ` [PATCH 13/27] serial: pxa: add device tree support Sascha Hauer
2026-08-16 17:56 ` [PATCH 14/27] serial: pxa: provide the Linux console name Sascha Hauer
2026-08-16 17:56 ` [PATCH 15/27] gpio: pxa: add a driver and switch the architecture to GPIOLIB Sascha Hauer
2026-08-16 17:56 ` [PATCH 16/27] ARM: pxa: add DEBUG_LL support Sascha Hauer
2026-08-16 17:56 ` [PATCH 17/27] ARM: pxa: let the board select the SoC Sascha Hauer
2026-08-16 17:56 ` [PATCH 18/27] ARM: pxa: enable device tree support Sascha Hauer
2026-08-16 17:56 ` [PATCH 19/27] scripts: add pxa-image Sascha Hauer
2026-08-16 17:56 ` [PATCH 20/27] ARM: pxa: add a NAND first stage loader Sascha Hauer
2026-08-16 17:56 ` [PATCH 21/27] filetype: detect PXA3xx NTIM images Sascha Hauer
2026-08-16 17:56 ` [PATCH 22/27] ARM: pxa: add a barebox update handler for NAND Sascha Hauer
2026-08-16 17:56 ` [PATCH 23/27] clocksource: add a driver for the PXA OS timer and its watchdog Sascha Hauer
2026-08-16 17:56 ` [PATCH 24/27] ARM: pxa: move over to MULTIARCH Sascha Hauer
2026-08-16 17:56 ` [PATCH 25/27] ARM: pxa: reset straight away and without complaining Sascha Hauer
2026-08-16 17:56 ` [PATCH 26/27] ARM: pxa: add Raumfeld Speaker board support Sascha Hauer
2026-08-16 17:56 ` [PATCH 27/27] ARM: multi_v5_v6_defconfig: enable PXA support Sascha Hauer
2026-08-17 7:35 ` [PATCH 00/27] ARM: Add pxa3xx and Raumfeld Speaker support Ahmad Fatoum
2026-08-19 9:26 ` Sascha Hauer
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260816-pxa3xx-v1-9-f3c3d7a6c43f@pengutronix.de \
--to=s.hauer@pengutronix.de \
--cc=barebox@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox